Ex) Article Title, Author, Keywords
Ex) Article Title, Author, Keywords
New Phys.: Sae Mulli 2022; 72: 879-882
Published online December 31, 2022 https://doi.org/10.3938/NPSM.72.879
Copyright © New Physics: Sae Mulli.
Jungkil Kim∗, Chi Won Shin, You-Young Kim
Department of Physics, Jeju National University, Jeju 63243, Korea
Correspondence to:*E-mail: email@example.com
This is an Open Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License(http://creativecommons.org/licenses/by-nc/3.0) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.
Recently, various materials have been introduced to develop a functional device. Specifically, graphene is transparent, flexible, and has high electrical conductivity. A porous silicon surface with numerous nanopores demonstrates a high density charge trapping property. This study investigates the hysteresis characteristics of porous silicon using a graphene/porous silicon heterostructure. Metal assisted chemical etching was used to develop porous silicon on a silicon substrate. The top electrode was fabricated by transferring an extended area of graphene prepared by chemical vapor deposition. Also, the bottom electrode was fabricated under the silicon substrate using a silver paste. The current voltage (
Keywords: Graphene, Porous Si, Hysteresis
Porous silicon exhibits unique electrical properties, such as charge trapping in localized states[1-3]. Graphene is a popular material due to its transparent, flexible, and conductive properties[4-6]. Various functional devices have been developed to take advantage of the unique properties of porous Si and graphene, such as photodetectors and solar cells[7-9]. This study characterized a hysteresis property in the graphene/porous Si heterostructure by controlling the surface porosity of the Si substrate. Metal assisted chemical etching (MaCE) was used to develop a porous surface on a Si substrate, and chemical vapor deposition was used to create a large area of graphene. The graphene was transferred onto the Si substrate with the porous surface, and then the top and bottom electrodes were formed. The current-voltage characteristics of graphene/porous Si heterostructure devices with varying porosity were measured. The hysteresis property was revealed by the hysteresis curve in the device with high porosity.
The graphene/porous Si heterostructure device was developed through several steps (Fig. 1). The two MaCE steps were conducted to prepare the porous Si layer on the Si substrate. First, the Si substrate was immersed in the mixture solution of HF, AgNO3, and H2O2 (1.1:0.3:5) for 10 seconds at room temperature, after which silver particles were generated on the surface of the Si substrate. Second, the prepared Si substrate with silver nanoparticles was transferred to a solution of HF, H2O2, and H2O (5:0.5:50) and was etched at room temperature. Etching times of 20, 30, and 40 seconds were used to control the porosity of the Si surface. The remaining silver nanoparticles in the porous Si surface were then removed for 30 seconds from the HNO3 solution. The scanning electron microscopy (SEM) images reveal the different porous surfaces of the Si substrate for the etching times of 20 (a), 30 (b), and 40 (c) (Fig. 2). The porous surface with the longest etching time shows smaller and denser nanostructures on the surface.
Next, using a wet transfer method, the extended area of graphene with a sheet resistance of 250–400 Ohm/sq prepared by chemical vapor deposition (Graphene Square INC) was transferred to the porous Si surface. The graphene on a copper foil was polymer coated and transferred onto the copper etchant. The polymer/graphene layer on deionized water was transferred to the porous Si and was dried at room temperature for several hours (Fig. 3(a)).
To fabricate the device, the top of the graphene/SiO2/Si area and the backside of the Si substrate were brushed with silver paste to create the top and bottom electrodes, respectively. Once the top electrode created on the graphene/SiO2 is observed, the electric field can then be applied conformally to the interface of graphene and porous Si.
To investigate the hysteresis properties of graphene/porous Si devices, the
The charge trapping ability of porous Si may be the source of the hysteresis loop[1-3]. During the forward voltage sweep, the charge density is tuned due to the charges introduced into the porous Si through graphene that may be trapped in the numerous localized states in the porous Si. During the backward voltage sweep, the device with greater charge density exhibits a higher current level than it does in the forward sweep direction, thus creating a hysteresis curve.
To confirm the charge trapping in the porous Si, the current was measured under light illumination (Fig. 4). In the dark condition, the
This study reveals the hysteresis properties in the graphene/porous Si heterostructure device. The graphene/porous Si device was developed using a porous Si substrate with varying surface porosity, which was controlled by the etching time in the MaCE process. The device with high porosity exhibits a larger window in the hysteresis curve. The